PCIe and NUMA Affinity# L1AppL2FrameworkL3ParallelismL4RuntimeL5CommL6TransportL7FabricL8InterconnectL9GPUSStorageCPControl conceptstub Why misaligned GPU/NIC placement costs collective bandwidth. Planned content PCIe switch topology on HGX boards Kubelet Topology Manager policies Validating affinity from inside a pod